Abstract-In communication systems, linear power amplifiers (PAs) (class A, B, or AB) are usually used as a solution for the PA stage. These amplifiers have high linearity, but suffer from low efficiency when the transmitted signal has high peak-to-average power ratio. The Kahn envelope elimination and restoration technique is used to enhance the efficiency of RF transmitters by combining highly efficient, nonlinear RF amplifier (class D or E) with a highly efficient envelope amplifier in order to obtain linear and highly efficient RF amplifier. This paper presents a solution for the envelope amplifier based on a combination of multilevel converter and linear regulator. The proposed solution can reproduce any signal with maximum spectral component of 2 MHz and give instantaneous maximum power of 50 W. The efficiency measurements show that when the signals with low average value are transmitted, it has up to 49% higher efficiency than an ideal linear regulator that is used as a conventional solution. Additionally, the algorithm for the optimization of the voltage levels, for the multilevel converter, is explained as well.
I. INTRODUCTION
T HE AUTONOMY of modern mobile and communication systems is directly related to their power consumption and efficiency. Low efficiency of these systems means reduced battery life and increased heat output. On a communication satellite system, up to 50% of the total power can be used by the power amplifier (PA) in the transmitter [1] . The transmitters usually employ digital modulations, such as QPSK combined with spread-spectrum techniques like code division multiple access (CDMA) or wideband CDMA (W-CDMA). The modulated signals are later amplified by using highly linear, but low-efficiency linear amplifiers, such as class A or class B amplifiers. In the ideal case, the maximum efficiency for class A and class B amplifiers reaches up to 50% and 78.5%, respectively. However, the theoretical value is usually reduced by the factor of 0.8 to 0.85 due to various losses [2] . Additionally, the maximum efficiency is calculated in the case of the signal that has constant amplitude. The signals that are amplified by the PA and latter transmitted usually have time-varying envelope, so that the only way to calculate the efficiency of the PA is to use the probability density function [3] . The probability density function of the envelope gives the relative amount of time a signal spends at various amplitudes (see Fig. 1 ) [3] . Frequencymodulated signals or constant wave signals have constant envelope, and therefore, linear power amplifiers or class E amplifiers could be optimal solution for the transmitter's PA. On the other hand, noise and multiple carriers have Rayleigh-distributed envelope and high peak-to-average power ratio (PAPR) [2] . Instantaneous efficiency is the efficiency of the PA at one certain output level. The instantaneous efficiency of class A and class B amplifiers in the case of various sine wave amplitudes is shown in Fig. 2 . From Figs. 1 and 2, it can be seen that the signals with high PAPR have the highest probability in the zone where linear amplifiers have very low efficiency (approximately 15% for class B) and that is the main reason for low efficiency of these PA applied in RF systems. The Kahn envelope elimination and restoration (EER) technique is used to enhance the efficiency of RF transmitter. Fig. 3 shows block diagram of one EER transmitter. This technique combines a highly efficient, but nonlinear RF PA (class D or E, for example) with a highly efficient envelope amplifier to implement high-efficiency linear RF PA [4] .
The basis for EER is the equivalence of any narrowband signal to simultaneous amplitude (envelope) and phase modulation
V RF (t) = I(t) cos(2πf t) − Q(t) sin(2πf t) = A(t) cos(2πf t + θ(t))
(1)
θ(t) = arc tg Q(t) I(t) A(t) = I(t)
where f is the carrier frequency, Q(t) and I(t) are modulated signals. Therefore, by analyzing (1), it can be concluded that the nonlinear RF PA should be used to change the phase of transmitted signal, and the envelope amplifier to apply amplitude modulation [3] . By applying this technique, it is possible to achieve three to five times better efficiency, ascompared with standard class A and class B amplifiers [2] , [3] , [5] , [6] .
The envelope amplifier should have fast dynamic response, high efficiency, and minimal interference with the output spectrum of the transmitter. In the state of the art, several solutions for the envelope amplifier can be found, such as a simple buck converter (class S modulator) in [7] and [8] , multiphase buck converter in [9] and [10] , three-level converter in [11] , or linear assisted switching amplifier [12] - [14] . These solutions do not exceed the bandwidth of few hundred kilohertz while the range of the output power changes from milliwatts up to several tens of watts [3] . In [15] , [16] , buck converter is integrated, and the switching frequency is in the range of several megahertz, but with small output power in the range of milliwatt.
The envelope amplifier needs to have high efficiency, and therefore, a switched dc-dc converter would be a first idea for the solution. Nevertheless, in order to provide high bandwidth that is necessary to follow the envelope reference, these converters have to use switching frequency up to five times higher than the requested bandwidth (for the bandwidth of 2 MHz, it would be necessary to apply switching frequency of, at least, 10 MHz) [17] . The efficiency of dc-dc converters drops heavily when the switching frequency is increased; therefore, the efficiency of whole system drops as well. The second problem is the output filter of the converter because its design can be very complicated due to very strict restrictions regarding the voltage ripple and spectral interference. In some papers, it is proposed to use double LC filter [7] , [18] , but the use of this filter could decrease the maximum bandwidth.
The solution presented in this paper does not require complicated filter design, and it is not necessary to apply very high switching frequency in order to obtain the bandwidth of several megahertz. The presented system can reproduce a sine wave or any other reference with maximum spectral component of 2 MHz and give the instantaneous maximum power of 50 W.
II. PROPOSED TOPOLOGY
The proposed topology consists of a multilevel converter in series with a high-slew-rate linear regulator. The main idea of the solution can be seen in Fig. 4 . The multilevel converter has to supply the linear regulator and it has to provide discrete voltage levels that should be as close as possible to the output voltage of the envelope amplifier. If this is fulfilled, the power losses on the linear regulator will be minimal, because they are directly proportional to the difference between its input and output voltage. However, in order to guarantee correct work of the linear regulator, the output voltage of the multilevel converter has to be always higher than the output voltage of the linear regulator.
The linear regulator should be designed to have very high bandwidth and high slew rate, and it should filter all the noise that could come from the multilevel converter. Therefore, the multilevel converter does not need any filter at its output and the design of the complicated filter, as in the case of switched converters, is avoided. The needed bandwidth of the linear regulator should be, at least, two times higher than the bandwidth of the transmitted signal, as it is explained in the Appendix, while the slew rate can be estimated as follows.
When a sine wave with the frequency equal to the bandwidth of the transmitted signal is reproduced, it can be represented as Therefore, the maximum slew rate of the linear amplifier can be calculated from the first derivative of (3) and it should be
where V max is the maximum value of the envelope and f is the bandwidth of the transmitted signal.
There are several possibilities to implement the multilevel converter for this application. The proposed solutions can be distinguished based on the idea how the voltage levels of the multilevel converter are produced and on the number of voltage sources that are used to supply the multilevel converter. There can be two different architectures used.
A. Architecture 1: Multiplexed Voltage Supplies
This architecture is based on the idea to provide the needed voltage levels by combining independent voltage sources and a switching network as an analog multiplexer to select each one when it is necessary (see Fig. 5 ). It can be easily concluded that the number of the input voltage sources must be the same as the number of desired voltage levels. In the case when the switches are realized with MOSFETS, it is necessary to put diodes in series in order to guarantee energy flow to the load and to avoid possible short-circuits through MOSFET parasite diode, except in the case of the highest and the lowest voltage sources. The switch for the highest source can only be a MOSFET, while for the lowest source only a diode.
B. Architecture 2: Stacked Voltage Cells
This architecture is based on independent voltage cells that are put in series in order to generate the output voltage as a combination of their voltages. These cells can be implemented to give just positive voltage (two-level cell), or to produce positive and negative voltages (three-level cell), as shown in Fig. 6 . Fig. 7 shows a simplified schematic of multilevel converter made by using voltage cells. If only the two-level cells are used, then, it is necessary to use N voltage cells in order to produce N voltage levels at the output of the multilevel converter. The total number of MOSFETs that are needed is 2N .
Other possibility is to employ only three-level cells, and then, it is necessary to use, approximately, N /2 cells in order to obtain N voltage levels at the output. The number of MOSFETs that are needed is 2N . The difference between these two implementations is not only in the number of levels that can be produced by the same number of cells, but also in the voltage source that is needed to supply these cells. One disadvantage of three-level cell is that its input voltage must be bidirectional because it will source and sink the output current, depending which switches are active, and this is not the case in the architecture two. A tracking power supply can be seen in [19] for low frequencies and high output power based on multilevel converter in series with linear regulator, where the multilevel converter is made using the third architecture.
There is possibility to implement a hybrid solution for the second architecture when both types of voltage cells are used. One type of cells could be used for fine voltage steps and the other one for coarse voltage steps. Looking from the point of the minimum number of needed voltage sources, this could be the optimum solution.
No matter which implementation of the second architecture is applied, the output of the multilevel converter can be represented as where N is the total number of the implemented cells, a i takes the value of 0 when the ith cell is turned off and 1or −1 when it is turned on, and V i is the supply voltage of the ith cell. A summary regarding the number of voltage supplies, MOSFETs, and diodes, in order to obtain N voltage levels when both architectures are used, is presented in Table I .
Whether it is about the first or the second architecture, there are independent voltages that have to be generated, and it is obvious that it is required to introduce a single-input-multipleoutputs stage that will generate all the needed voltages, or to use independent dc-dc converters. In the case of the first architecture, the output voltages are the voltage levels that are needed in the system, and they are all referenced to the ground. When the multilevel converter is implemented with voltage cells, the output voltages should be isolated and referenced to the different ground. For all architectures, the output voltage of the multilevel converter does not need to be regulated accurately because the fine regulation will be done by the linear regulator that comes after and acts as a postregulator.
Therefore, the solution for the envelope amplifier that has been proposed consists of three stages:
1) a single-input-multiple-outputs, isolated dc-dc converter that provides stable dc voltages; 2) a multilevel converter supplied by the first stage; 3) a high-slew-rate linear regulator supplied by the multilevel converter. The advantage of this topology is that it provides high dynamics of the output voltage with increased efficiency compared with the linear regulator that is supplied with constant voltage, and its control is very simple and robust. Even though the total efficiency is a product of individual efficiencies of each stage of the system, it is possible to obtain high overall efficiency by optimizing each stage. This will be discussed in Section V. Fig. 8 shows the block diagram of the implemented envelope amplifier. The multilevel converter is made like architecture two, using independent voltage cells. The first stage, single-inputmultiple-outputs converter, could be controlled by a simple voltage feedback from its output. In the case of the implemented envelope amplifier, a flyback converter is used and the feedback is returned only from one output because all other outputs of the flyback converter will follow the controlled one. The bandwidth of this stage does not have to be high; therefore, the switching frequency of the multiple-outputs flyback can be very low in order to increase its efficiency.
III. CONTROL OF THE ENVELOPE AMPLIFIER
The reference signal that should be reproduced is sent to the multilevel through the block named "triggering logic" that consists of simple comparator logic (see Fig. 9 ). The number of the comparators is the same as the number of the levels reproduced by the multilevel converter. When the envelope reference is higher than a certain constant reference, the output of the corresponding comparator is set to logical "1." In the case when the architecture one is applied for the multilevel converter, this signal would directly select the output voltage through the analog multiplexer.
If the architecture two is used, the output of each comparator would just mean the state of the corresponding cell (whether is turned on or off) in the case of two-level cells, and if the three-level cells are used, it would be necessary to combine the comparator's outputs through simple logic in order to deduce the state of each cell. The dynamic response of the multilevel converter will depend only on the speed of the MOSFETs that are used inside the analog multiplexer (architecture one), or inside the voltage cells (architecture two).
The same reference signal enters in the second stage and in the linear regulator (postregulator). The linear regulator reference has to be synchronized with the output voltage of the multilevel converter in order to guarantee that the system's output voltage (between points C and D, Fig. 8 ) will be always lower than the output voltage of the multilevel converter (points A and B, Fig. 8 ) and, therefore, correctly reproduced. Due to the finite time taken to turn MOSFETs on and off, the output of the multilevel converter is delayed as compared with the envelope reference; therefore, a delay filter, which will compensate this mismatch, is introduced between the reference signal and the linear regulator.
In order to achieve high bandwidth of the linear regulator, it is necessary to use a high-bandwidth operational amplifier in the feedback loop and a MOSFET with low-parasitic capacitance between its gate and source as a pass element of the linear regulator.
IV. EFFICIENCY CONSIDERATIONS

A. First Stage
In order to obtain high overall efficiency it is necessary to maximize the efficiency of each system stage. As a simple and robust solution for the isolated multiple-outputs dc-dc converter, a flyback with multiple outputs has been selected. However, although this is very simple solution, looking from the point of efficiency, it is not the optimal one. Due to voltage drop on the secondary-side diode, the efficiency cannot be higher than V cell /(V cell + V diode ) (in the case when all the outputs have the same voltage). A solution that provides isolated outputs and uses synchronous rectification on the secondary side could have better efficiency. Additionally, if a single transformer is used for all the outputs, the coupling between the outputs will be penalized, especially if the number of implemented cells is high. It is necessary to optimize its design having in mind the gap and proximity effect that could increase the transformer losses. In order to minimize the losses due to the leakage inductance of the transformer, active clamping is applied. One possibility to improve the efficiency of the first stage could be a combination of independent dc-dc converters, where each one would have its efficiency maximized for its working point. The requested bandwidth of the first stage does not need to be high; therefore, the switching frequency of the first stage can be low in order to increase its efficiency.
B. Second Stage
The losses in the multilevel converter are due to MOSFET's conduction and switching. In the case that the multilevel converter is implemented as the second proposed architecture, the conduction losses will depend only on the MOSFET selection, while the switching losses will depend on the MOSFET's characteristics and supply voltage of the multilevel cell. The concept of multilevel made by voltage cells enables the usage of low voltages in each cell, and therefore, there should be relatively low switching losses. However, the higher the number of multilevel cells is, the higher conduction losses are, and consequently, there is a tradeoff between the conduction and switching losses that must be taken into account. t) and a(t) , respectively) for a random signal.
C. Third Stage
The linear regulator is supplied by the multilevel converter and its efficiency will vary depending on the instantaneous voltage level at its input and output. For a given output voltage (V (t) out ) and input voltage (V (t) in ) of the linear regulator, V (t) in > V (t) out , and its instantaneous efficiency is calculated as
Therefore, the role of the multilevel stage is to supply the third stage with the smallest possible voltage drop on the linear regulator's pass element in order to reduce its power loss.
As it is aforementioned, the transmitted signal is a random signal and it is described with the probability density function of its envelope. Using this information, it is possible to calculate the average efficiency of the linear regulator. The regulator's input voltage is a function of the transmitted signal's envelope and, therefore, the regulator's efficiency can be presented as
where a is the voltage level of the generated envelope (the output voltage of the linear regulator), V max is the maximum value of the signal's envelope, V in (a) is the linear regulator's input voltage generated by the multilevel converter that depends on the value of the linear regulator's output voltage, and p(a) is the probability density function of the envelope that is generated by the power supply (see Fig. 10 ). The average efficiency of the linear regulator can be maximized by selecting proper distribution of voltage levels of the multilevel converter, as shown in Fig. 11 .
Assuming that the transmitted signal use CDMA technique and the envelope would have probability density distribution like in [24] , it is possible to optimize the multilevel cell's voltage and the number of levels. Table II shows the efficiency of the linear regulator when it is supplied with optimized and equidistant voltage levels. By optimizing the levels of the multilevel converter, the efficiency of linear regulator can be increased by 5% to 6% comparing with the multilevel with equidistant voltage levels. Additionally, it can be seen that a multilevel converter that uses three optimized voltage levels has higher efficiency than a linear regulator supplied by four equidistant voltage levels. Fig. 12 shows the instantaneous efficiency of the linear regulator for different number of levels and different selection of voltage levels.
V. DESIGNED SYSTEM
In order to prove the concept, two prototypes of envelope amplifier have been made. The first one was implemented with five equidistant voltage levels, while the second one uses three optimized voltage levels.
The specifications for both prototypes are as follows. 1) Variable output voltage from 0 to 23 V.
2) The maximum instantaneous power is 50 W.
3) The maximum frequency of the reference signal is 2 MHz.
In the case of the envelope amplifier presented in this paper, the first stage is a simple multiple-outputs flyback converter, while the implemented multilevel converter is based on the second architecture (made of two-level cells only). As the load of the envelope amplifier, a 12-Ω resistance is used.
Regarding these specifications, the linear regulator should have its gain characteristics as flat as possible from 0 to 2 MHz, and bandwidth of, at least, 4 MHz. The slew rate that is needed, by applying (4) , is approximately 140 V/µs.
A. First Prototype
The first envelope amplifier prototype consists of: 1) single-input-multiple-outputs flyback (first stage): a) input voltage is 24 V; b) five 6-V outputs (five equidistant levels); c) switching frequency is 50 kHz; d) the peak output power is, approximately, 50 W; 2) multilevel converter with five two-level cells (second stage), 6 V each; 3) linear regulator (postregulator): a) MOSFET BLF177 as the pass element; b) operational amplifier LM6172 for the feedback. As it was aforementioned, the bandwidth of the linear regulator is crucial for this design, therefore, for linear regulator's MOSFET and operational amplifier components that can operate at high frequencies have been chosen. The selected operational amplifier was selected because its bandwidth is 100 MHz in open loop [21] , and the tests that we have conducted show that it can be supplied with asymmetric voltages. This is very important because the output voltage of the envelope amplifier changes from 0 to 23 V, and this leads to the conclusion that the voltage applied to the gate of the MOSFET that is used as a pass element should be, approximately, between 26 and 27 V. In order to produce such a high voltage at its output, the positive voltage of the operational amplifier should be, at least, 28 V. Taking into consideration that the difference between the positive and negative supply voltages of the selected operational amplifier can be 30 V maximum, the selected supply voltages are 28 and −2 V, respectively.
For the MOSFET that is used as a pass element, there are several conditions to be satisfied. The first is regarding its bandwidth and due to this, the possible candidates have been selected from HF/ very high frequency (VHF) power MOS transistors. The second is the value of the capacitance between its gate and source, and the last is the value of its transconductance. The MOSFET is controlled directly from the output of the operational amplifier; therefore, the less the capacitance between MOSFET's gate and source, the better it is, because high capacitance can lead to the current saturation of the operational amplifier's output. High transconductance is important because it, actually, represents the voltage that should be applied between the MOSFET's gate and source. If the MOSFET has a low transconductance, it means that its gate voltage could be much higher than it is estimated (higher than 27 V). Several MOSFETs from BLF series have been tested and due to its good overall characteristics, BLF 177 has been selected. During the tests with the first prototype, some problems were discovered. The prototype had problems with noise and parasitic elements of the printed circuit board (PCB). These problems led to distortion of the output signal. The higher the frequency of the output signal, the problem was more evident (see Figs. 13 and 14) . Every time when the multilevel converter makes a step, its output voltage oscillates due to parasitic components and has a peak value much higher than the voltage that it has to reproduce. These high frequency and high peak oscillations cannot be totally filtered by the linear regulator due to its finite bandwidth and, therefore, appear at the output of the linear regulator. Furthermore, due to the voltage oscillations of the multilevel converter, whenever its output voltage drops below the value of the demanded output voltage, it is reflected on the output signal as distortion of the output signal. Additionally, the high-frequency oscillations of the multilevel converter were mixing with the reference signal what lead to the reference signal that was too much contaminated with the noise (see Fig. 14) .
The efficiency of the multiple-outputs flyback converter caused some problems as well. The transformer had five secondary outputs and it was very difficult to build it. Even more, once it was build, the losses were very high, mostly because of the proximity and gap effect.
It was clear that the design needed optimization and better layout. By using Ansoft Quick3D, the parasitic components were extracted and one of the alarming conclusions was that by implementing high number of cells the parasitic inductance that was distributed on the current path through the multilevel converter was getting bigger, and at high frequencies, it was limiting the converter's dynamics. Therefore, it was necessary to optimize the number of levels as well.
B. Second Prototype
The second prototype's specifications are as follows: 1) single-input-multiple-outputs flyback (first stage): a) input voltage is 24 V; b) two 6-V outputs and one 12-V output (three optimized levels); c) switching frequency is 50 kHz; d) the maximum instantaneous power is, approximately, 50 W; 2) multilevel converter with two two-level cells (second stage), 6 V each; 3) linear regulator (post-regulator): a) MOSFET BLF177 as the pass element; b) operational amplifier LM6172 for the feedback. Although theoretical efficiency of the linear regulator increases with higher number of voltage levels produced by the multilevel converter, the overall efficiency of the envelope amplifier will start to decrease due to the losses in the first stage that has to produce all the voltage levels. Therefore, by selecting less voltage levels, theoretical efficiency of the linear regulator will be lower, but in the first stage, it will be possible to build better transformer with higher efficiency less required MOSFETs and the layout can be optimized in order to reduce the parasitic components. Therefore, by selecting three optimized levels instead of five equidistant levels, a tradeoff between systems theoretical efficiency and systems complexity has been done. The three optimized voltage levels of the multilevel converter are: V max , 3 4 V max , and 1 2 V max , and these levels are very close to the one calculated by the optimization process and presented in Table II .
The prototype's layout was optimized using Q3D Extractor. Fig. 15 shows a comparison between multilevel output voltage obtained by simulation using information from Q3D Extractor and voltage obtained by a measurement on the prototype. As it can be seen, there is great similarity between these two traces. Photographs of the enhanced and optimized prototype are shown in Fig. 16 . Fig. 17 shows the multilevel and system's output voltage, in the case of 500-kHz and 2-MHz sine wave. In these figures, it can be seen that the noise problem was resolved. The output voltages are much clearer, however, whenever the multilevel converter changes its output voltage, there is small glitch in the output voltage. The reason is the finite bandwidth of the linear regulator.
Step changes of the multilevel's voltage are composed of very high harmonics that are higher than the regulator's bandwidth. Therefore, the linear regulator is not able to react and stabilize the output voltage very well in these moments. In order to make these transitions "softer," with less high-spectral components, the resistance in the gates of MOSFET that form the multilevel converter is increased. In this way, the MOSFET's transition time is increased, and therefore, the switching loss as well, but the linear regulator can react better and the glitch in the output voltage is almost removed. The efficiency of the system is measured for different sine waves and the results are summarized in Table III . Additionally, the measured efficiency is compared with the efficiency of an ideal linear regulator supplied by a multilevel converter and supplied by a constant voltage. In the case when a deterministic signal (like a sine wave) is used, the efficiency can be calculated/estimated without knowing the signal's density of probability, as in (7). The average efficiency of an ideal linear regulator, in the case of a sine wave, can be calculated as follows η = P out a v e r a g e P in a v e r a g e =
where V max is the maximum value of the envelope, R is the resistive load of the envelope amplifier, T is the period of the sine wave, ω is its angular frequency, and V (t) multilevel is the output voltage of the multilevel converter. In the case when the multilevel converter has three optimized levels and a sine wave is reproduced, its output voltage can be defined as
Using (10) and (11), the efficiency of an ideal linear regulator is calculated in the case when it is supplied by the optimized multilevel converter. To calculate the efficiency of an ideal linear regulator supplied by a constant voltage, it is sufficient to change V (t) multilevel , in (10) with the value of the constant voltage that is used to supply the linear regulator.
When signals with small average value are transmitted, and that is mostly the case when the EER technique is applied, the efficiency of the multilevel solution is better up to 49% than the efficiency of an ideal linear regulator supplied with a constant voltage. The measured efficiency of the envelope amplifier is almost constant when small signals are reproduced, the reason is that only the 12-V cell is active, and there are not any switching losses, only conduction losses, regardless of the frequency of the sine wave. There are two major reasons for the significant difference between the measured efficiency of the envelope amplifier and the efficiency of an ideal linear regulator supplied by a multilevel converter. The first is the efficiency of the flyback converter and the multilevel converter that are used to produce the desired voltage levels, and the second is that when the efficiency of the linear regulator is calculated using (10) and (11), it is assumed that the voltage levels are switched ideally with infinite speed and the pass element can have the minimum voltage drop of zero volts. Unfortunately, the voltage levels have to be sufficiently triggered before the theoretical value, in order to guarantee that there will not be any distortion at the output, and the minimum voltage drop at the pass element is approximately 1 V. Due to all these reasons, there is major difference between the estimated and measured efficiency.
In the Appendix, it has been explained that the bandwidth of the envelope amplifier is of crucial importance for high linearity of the Kahn's transmitter and in order to obtain high linearity, the bandwidth of the envelope amplifier should be, at least, two times higher than the bandwidth of the reference signal. In order to determine the bandwidth of the envelope amplifier, two tests have been conducted. The first one was to send a sine wave of maximum amplitude as the envelope reference and to measure the response of the envelope amplifier.
It has been concluded that the gain of the envelope amplifier is almost constant (approximately 14.4) up to 2 MHz. In this way, it has been shown that the bandwidth of the implemented envelope amplifier is, at least, equal to the bandwidth of the signal that will be used as the reference. When the frequency of the reference sine wave of maximum amplitude is increased more than 2 MHz, the multilevel converter cannot respond so rapidly, and the output of the envelope amplifier is distorted. However, this does not mean that the implemented envelope amplifier cannot reproduce higher harmonics. The higher harmonics that are very important for high linearity of Kahn's transmitter are usually of much smaller amplitudes than the maximum amplitude that can be reproduced by the envelope amplifier. Based on the analysis presented in the Appendix, a test with rectified sine wave has been conducted. If the reference signal is a rectified sine wave of frequency f , its spectrum is infinite and consists of tones that are placed on frequencies 2f, 4f, 6f, . . . . A rectified 500-kHz sine wave of maximum amplitude has been used as the reference and the response of the envelope amplifier has been measured (see Fig. 18 ). The spectrum of the output signal is compared Fig. 19 . Spectrum of the reference and output signal when a rectified 500-kHz sine wave is used as the reference. All the values are scaled to the dc value of the signal. with the spectrum of the reference signal, as shown in Fig. 19 , and the gain and phase characteristics of the envelope amplifier based on the analysis of the spectrum are shown in Fig. 20 . It can be seen that the gain characteristics is almost flat up to 4 MHz and it admits even higher harmonics. Having in mind the theoretical analysis described in the Appendix and the measurements presented in this section, it can be concluded that Kahn's transmitter that uses this envelope amplifier can achieve linearity of 30 dB.
VI. CONCLUSION
In this paper, a novel solution for power supply for EER technique has been presented. The solution is composed of a multilevel converter that is put in series with a linear regulator. This topology is proposed in order to increase the overall efficiency of the Kahn's transmitter and to meet the requirements of an envelope amplifier (fast dynamic response and minimal interference with the output spectrum of the transmitter). Two different architectures for the multilevel converter were proposed; the first one is based on independent voltage cells and the second on the multiplexed voltage sources.
It has been shown that theoretical efficiency of the linear regulator increases with higher number of employed voltage levels, but the efficiency of the first stage decreases due to its complicated design. Additionally, the higher the number of voltage cells, the more parasitic components are present in the circuit, and it has a big influence on the dynamics and signal distortion of the envelope amplifier. The voltage levels produced by the multilevel converter have been selected by optimizing the average efficiency of the linear regulator and having in mind the probability density function of the reference signal.
A prototype has been built that can reproduce a maximum amplitude sine wave up to 2 MHz and provide up to 50 W of instantaneous power. The efficiency of the proposed system is up to 49% higher than a linear regulator in the case when amplitudes with high peak-to-average values are reproduced. The implemented envelope amplifier has gain characteristic, almost flat up to 4 MHz, and therefore, provides 30 dB of attenuation of intermodulation components. Comparing it with a switching dc-dc converter that could provide the same bandwidth, this solution is using much lower switching frequency, thereby, significantly decreasing the switching losses in the MOSFETs.
APPENDIX THEORETICAL ANALYSIS OF ENVELOPE AMPLIFIER
Due to simultaneous amplitude and phase modulation, the linearity of the used PA is crucial for the system [22] . The PA's linearity is characterized by intermodulation distortion (IMD) that can be measured and characterized by various techniques depending upon the specific signal and application [4] . The linearity of a Kahn transmitter does not depend upon the linearity of its RF power transistors. In [23] , it is shown that the linearity of the EER transmitter primarily depends on the bandwidth of the envelope amplifier and the differential delay between the envelope and phase signals when they are recombined in the final amplifier. The conclusions on the needed bandwidth of the envelope amplifier can be derived by analyzing IMD of the complete PA [23] , [24] . The IMD is analyzed in the case of the commonly used two-tone test signal. Therefore, the PA's input signal can be represented as 
where f c is the carrier's frequency and f m is the frequency of the modulated signal. The envelope of the two-tone signal E i is given by E i (2πf m t) = |cos(2πf m t)|
while ϕ i can be represented as 
The envelope function E i may be approximated by a Fourier series as follows: 
In order to see the effect of the envelope amplifier's bandwidth on the linearity of the PA, it will be assume that the output is the exact replica of the input, and the envelope and phase of the two-tone signal are perfectly synchronized. Therefore, the output signal can be written as v 0 (t) = cos(2πf m t) cos(2πf c t)
= |cos(2πf m t)| cos(2πf c t + c(2πf cm t)) (21) = E i (2πf m t)c(2πf m t) cos(2πf c t)
= E out (2πf m t) cos(2πf c t).
If the envelope amplifier has finite bandwidth, than the number of cosine elements will also be finite. It will be assumed that the envelope amplifier behaves as an ideal low-pass filter. With this constraint, the envelope of the output signal will be 
The bandwidth of the two-tone signal is 2f m and the M , from (24), can be expressed as
where B RF is the bandwidth of the two-tone signal and B E is the bandwidth of the envelope amplifier. If the bandwidth of the envelope amplifier were infinite, the coefficients b k (for k > 1) would be zero. The higher the bandwidth of the envelope amplifier is, the lesser the b k coefficients are. In order to measure and express the presence of these high harmonics, the IMD is presented as the carrier-to-intermodulation ratio and is defined as (C/I) dB = 20 log(2/ |b k |).
Further analysis done in [23] and [24] showed that for B E > B RF , the (C/I) dB is 30 dB and for B E > 3B RF , the (C/I) dB is 40 dB. In practice, the real filter characteristics has gradual roll-off characteristics, and the measurements showed that for (C/I) dB of 30 dB, the B E should be at least two times higher than B RF .
In digital audio broadcasting (DAB), the bandwidth of the transmitted signal is 2 MHz. Therefore, the envelope amplifier should have its amplitude characteristics as flat as possible from 0 to 2 MHz, and its phase characteristics should not change significantly. Additionally, in order to decrease IMD, the envelope amplifier should have bandwidth of at least 4 MHz. Having in mind these limitations, a buck converter should employ switching frequency of, at least, 10 MHz. Even more, the analysis made in [17] also showed that a complicated output filter is needed.
